Jobs: (EXPERIENCED) Walk-In @ "INFOTECH" : ASIC : On 1, 2 Oct 2011 @ Bangalore / Hyderabad / Vizag / Noida

Jobs

(EXPERIENCED) Walk-In @ "INFOTECH" : ASIC : On 1, 2 Oct 2011 @ Bangalore / Hyderabad / Vizag / Noida Sep 28th 2011, 17:41 (Experienced) Walk-In : ASIC @ Bangalore   ASIC VERIFICATION (Job Code: ASIC-V) Job Location : Hyderabad & Bangalore Experience : 2 to 10 years' experience in the following areas: • Expertise in System Verilog & OVM. • Expertise in System Verilog & e-specman. • Expertise in Mixed Signal Verification. ASIC PHYSICAL DESIGN (Job Code: ASIC- PD) Job Location : Hyderabad, Bangalore, Vizag & Noida. Experience : 2 to 10 years' experience in the following areas: • Partitioning, IO ring preparation, Floor Planning, PG planning, Place and Route, Clock Tree Synthesis, Timing Closure, Static Timing Analysis, IR drop analysis, Physical verification, Signal Integrity, Low Power design. ASIC IMPLEMENTATION (Job Code: ASIC-IMP) Job Location : Hyderabad, Bangalore & Noida. Experience : 2 to 10 years' experience in the following areas: • Logic Synthesis, Low Power Synthesis, Timing Constraints, Timing Closure, Static Timing Analysis, Cross talk analysis and Repair, Formal Verification. ASIC DFT (Job Code: ASIC-DFT) Job Location : Hyderabad, Bangalore & Vizag. Experience : 2 to 10 years' experience in the following areas: • Basic logic design, Verilog RTL and verification back ground with exposure to STA utilizing industry standard tools. • Must possess a strong knowledge of DFT including JTAG, Boundary scan, MBIST, LBIST, scan, on-chip scan compression, fault models, ATPG, and fault simulation and AC scan for at speed testing. • Expertise in industry standard EDA tools for DFT such as DFTAdvisor, fastscan/TestKompress, TetraMax, LogicVision. • Experience in Full-Chip DFT implementation of Scan, EDT/Adaptive Scan, JTAG, MBIST, Transition and Path delay ATPG. • Experience in Gate Level Simulations, Synthesis, STA and Formal Verification. Understanding of ATE and test engineering. Post-Silicon debug. • Programming in Perl, tcl, awk and c/c++. • Experience in DFT with Logic Vision tools is mandatory. FPGA Engineers (Job Code: FPGA) Job Location : Hyderabad Experience : 2 to 10 years' experience in the following areas • Ability to interface with silicon companies and understand their requirements and expectations. • Rapidly adapt to different design and verification environments • Coordinate efforts with offshore design and verification teams • Strong experience using System Verilog & OVM / VMM • Experience in Test Benches • ACTEL based experience would be an added advantage Qualification for all the above positions : BE/B.Tech or ME/M.Tech/MS in respective streams   Please Carry (mandatory) : • Updated Resume Copy • Photo ID Proof • Latest 3 Months Pay Slips • Academic qualification documents, Experience certificate • Passport Size Photograph Candidates who have attended interview with Infotech in the last 6 months are not eligible. Walk-In Date : On 1st, 2nd October 2011 : 10 AM to 3 PM   Walk-In Venue : Hotel Grand Krishna, #77, Hosur Main Road, Near Ayyappa Temple, Madiwala, Bangalore-560068 Contact Person : Praveen / Vijay   Contact Number : +91-80-25525723/4

You are receiving this email because you subscribed to this feed at blogtrottr.com. If you no longer wish to receive these emails, you can unsubscribe from this feed, or manage all your subscriptions